

AMENDMENTS TO THE CLAIMS

Claims 1-19 (Cancelled.)

20. (Original) A MOS transistor comprising:

a plurality of first strips of a first conductivity type, a first strip having a width that varies with length from a first width to a second larger width to the first width;

a plurality of second strips of the first conductivity type, a second strip having a width that varies with length from a third width to a fourth smaller width to the third width, a line normal to the lengths of the first strip and the second strip passes through the first width and the third width, the third width being larger than the first width;

a plurality of channel region strips, a channel region strip located between adjacent first and second strips, the channel region strip having a shape that varies with length, the shape being defined by the adjacent first and second strips; and

a plurality of gate strips, a gate strip formed over each channel region strip, the gate strip having a shape that varies with length and substantially matches the shape of the channel region strip.

21. (New) A MOS transistor formed in a semiconductor material of a first conductivity type, the MOS transistor comprising:

a plurality of source strips of a second conductivity type formed in the semiconductor material;

a plurality of drain strips of the second conductivity type formed in the semiconductor material such that a drain strip lies between adjacent pairs of source strips;

a plurality of channel strips located between the source and drain strips such that a channel strip is located between each adjacent source and drain strip;

a layer of isolation material formed on the semiconductor material over the channel strips; and

a plurality of gate strips formed on the isolation material over the channel strips between source strips and drain strips.

22. (New) The MOS transistor of claim 21 wherein a source strip has:
a center chord that lies along a longitudinal centerline of the source strip;
a first edge having a plurality of spaced-apart first points and a plurality of spaced-apart second points; and

an opposing second edge having a plurality of spaced-apart third points and a plurality of spaced-apart fourth points, each first point having a corresponding third point and being separated from the corresponding third point by a first distance measured along a first line normal to the center chord, each second point having a corresponding fourth point and being separated from the corresponding fourth point by a second distance measured along a second line normal to the center chord, the second distance being less than the first distance.

23. (New) The MOS transistor of claim 22 wherein a second point lies between an adjacent pair of first points on the first edge.

24. (New) The MOS transistor of claim 23 wherein a fourth point lies between an adjacent pair of third points on the second edge.

25. (New) The MOS transistor of claim 22 and further comprising:
a layer of isolation material that contacts the semiconductor material and the source strip;

a plurality of contacts formed through the layer of isolation material to make electrical connections with the source strip, the contacts being connected to regions of the source strip that lie between the first points and the corresponding third points; and

a plurality of metal traces formed on the layer of isolation material to make electrical connections with the plurality of contacts.

PATENT

26. (New) The MOS transistor of claim 25 wherein no contacts are formed through the layer of isolation material to make electrical connection to regions of the source strip that lie between the second and fourth points.

27. (New) The MOS transistor of claim 22 and further comprising:
a layer of isolation material that contacts the semiconductor material and the source strip;

a plurality of contacts formed through the layer of isolation material to make electrical connections with the source strip, the contacts being connected to each region of the source strip that lies between a first point and a corresponding third point; and

a plurality of metal traces formed on the layer of isolation material to make electrical connections with the plurality of contacts.

28. (New) The MOS transistor of claim 25 and further comprising:
a layer of insulation material that lies over the layer of isolation material and the metal traces;

a plurality of vias formed through the layer of insulation material to be electrically connected with the source strip; and

a single source metal region formed on the layer of insulation material to make electrical connections with the plurality of vias, the single source metal region covering more than 25% and less than 50% of the plurality of source and drain strips.

29. (New) The MOS transistor of claim 22 wherein a drain strip includes:
a middle chord that lies along a longitudinal centerline of the drain strip;
a first edge having a plurality of spaced-apart fifth points and a plurality of spaced-apart sixth points; and

an opposing second edge having a plurality of spaced-apart seventh points and a plurality of spaced-apart eighth points, each fifth point having a corresponding seventh point and being separated from the corresponding seventh point by second

distance measured along the first line, each sixth point having a corresponding eighth point and being separated from the corresponding eighth point by the first distance measured along the second line.

30. (New) The MOS transistor of claim 29 wherein a sixth point lies between an adjacent pair of fifth points.

31. (New) The MOS transistor of claim 30 wherein an eighth point lies between an adjacent pair of seventh points.

32. (New) The MOS transistor of claim 29 and further comprising:
a layer of isolation material that contacts the semiconductor material, the source strip, and the drain strip;
a plurality of contacts formed through the layer of isolation material to make electrical connections with the source strip and the drain strip, a first number of contacts being connected to regions of the source strip that lie between the first points and the corresponding third points, a second number of contacts being connected to regions of the drain strip that lie between the fifth points and the corresponding seventh points; and
a plurality of metal traces formed on the layer of isolation material to make electrical connections with the plurality of contacts.

33. (New) The MOS transistor of claim 32 wherein no contacts are formed through the layer of isolation material to make electrical connections to regions that lie between the second and fourth points, and the fifth and seventh points.

34. (New) The MOS transistor of claim 29 and further comprising:
a layer of isolation material that contacts the semiconductor material and the source strip;
a plurality of contacts formed through the layer of isolation material to make electrical connections with the source strip and the drain strip, the contacts being

connected to each region of the source strip that lies between a first point and a corresponding third point, and each region of the drain strip that lies between a fifth point and a corresponding seventh point; and

a plurality of metal traces formed on the layer of isolation material to make electrical connections with the plurality of contacts.

35. (New) The MOS transistor of claim 34 and further comprising:
a layer of insulation material that lies over the layer of isolation material and the metal traces;

a plurality of vias formed through the layer of insulation material to be electrically connected with the source strip and the drain strip;

a single source metal region formed on the layer of insulation material to make electrical connections with the plurality of vias electrically connected to the source strip, the single source metal region covering more than 25% and less than 50% of the plurality of source and drain strips; and

a single drain metal region formed on the layer of insulation material to make electrical connections with the plurality of vias electrically connected to the drain strip, the single drain metal region covering more than 25% and less than 50% of the plurality of source and drain strips.

36. (New) The MOS transistor of claim 35 and further comprising:
a MOS device having a source connected to a ground node, a gate, and a drain electrically connected to the plurality of drain strips; and
a gate signal generator that outputs a first gate signal to the plurality of gate strips, a second gate signal to the gate of the MOS device, and a control signal, the first and second gate signals being non-overlapping;
a first switch connected to the control signal, and the semiconductor material of the first conductivity type;
a second switch connected to the ground node and the control signal; and

PATENT

a resistor that is connected to the semiconductor material of the first conductivity type, a current flowing through the resistor to the ground node when the second switch is closed, and not flowing when the second switch is open.

37. (New) The MOS transistor of claim 36 wherein the control signal has a logic state opposite to the logic state of the first gate signal.

38. (New) The driver of claim 36 and further comprising:
a third switch connected to the second switch and the resistor that is controlled by an enable signal; and
a fourth switch connected to a voltage source and the resistor that is controlled by the enable signal.